PIC16C63A-04I/SO【PDF 3/184 页】IC MCU OTP 4KX14 PWM 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

1页 2页 [3页]4页 5页 6页 7页

100

SAM7S Series [DATASHEET]

6175M–ATARM–26-Oct-12

To facilitate debug or for fault analysis by an operating system, the Memory Controller integrates an Abort Status

The full 32-bit wide abort address is saved in MC_AASR. Parameters of the access are saved in MC_ASR and

include:

the size of the request (field ABTSZ)

the type of the access, whether it is a data read or write, or a code fetch (field ABTTYP)

whether the access is due to accessing an undefined address (bit UNDADD) or a misaligned address (bit

MISADD)

the source of the access leading to the last abort (bits MST0 and MST1)

whether or not an abort occurred for each master since the last read of the register (bit SVMST0 and SVMST1)

unless this information is loaded in MST bits

In the case of a Data Abort from the processor, the address of the data access is stored. This is useful, as search-

ing for which address generated the abort would require disassembling the instructions and full knowledge of the

processor context.

In the case of a Prefetch Abort, the address may have changed, as the prefetch abort is pipelined in the ARM pro-

cessor. The ARM processor takes the prefetch abort into account only if the read instruction is executed and it is

probable that several aborts have occurred during this time. Thus, in this case, it is preferable to use the content of

the Abort Link register of the ARM processor.

18.3.5

Embedded Flash Controller

The Embedded Flash Controller is added to the Memory Controller and ensures the interface of the Flash block

with the 32-bit internal bus. It increases performance in Thumb Mode for Code Fetch with its system of 32-bit buf-

fers. It also manages with the programming, erasing, locking and unlocking sequences thanks to a full set of

commands.

18.3.6

Misalignment Detector

The Memory Controller features a Misalignment Detector that checks the consistency of the accesses.

For each access, regardless of the master, the size of the access and the bits 0 and 1 of the address bus are

checked. If the type of access is a word (32-bit) and the bits 0 and 1 are not 0, or if the type of the access is a half-

word (16-bit) and the bit 0 is not 0, an abort is returned to the master and the access is cancelled. Note that the

accesses of the ARM processor when it is fetching instructions are not checked.

The misalignments are generally due to software bugs leading to wrong pointer handling. These bugs are particu-

larly difficult to detect in the debug phase.

As the requested address is saved in the Abort Status Register and the address of the instruction generating the

misalignment is saved in the Abort Link Register of the processor, detection and fix of this kind of software bug is

simplified.

18.4

Memory Controller (MC) User Interface

Base Address: 0xFFFFFF00

Table 18-1.

Offset

Register

Name

Access

Reset

0x00

MC Remap Control Register

MC_RCR

Write-only

0x04

MC Abort Status Register

MC_ASR

Read-only

0x0

0x08

MC Abort Address Status Register

MC_AASR

Read-only

0x0

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式